



PRODUCT SPECIFICATION

- □Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: V315H3 SUFFIX: PH1

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your signature and comments.	confirmation with your

Approved By	Checked By	Prepared By
Chao-Chun Chung	Josh Chi	Elly Chen





CONTENTS

REVISION HISTORY		4
1. GENERAL DESCRIPTION		5
1.1 OVERVIEW		
1.2 FEATURES		
1.3 MECHANICAL SPECIFICATIONS		
2. ABSOLUTE MAXIMUM RATINGS		6
2.1 ABSOLUTE RATINGS OF ENVIRONMEN		
2.2 PACKAGE STORAGE		7
2.3 ELECTRICAL ABSOLUTE RATINGS		
2.3.1 TFT LCD MODULE		7
3. ELECTRICAL CHARACTERISTICS		8
3.1 TFT LCD MODULE		8
4. BLOCK DIAGRAM OF INTERFACE		11
4.1 TFT LCD MODULE		11
5. INPUT TERMINAL PIN ASSIGNMENT		
5.1 TFT LCD MODULE INPUT		12
5.2 LVDS INTERFACE		16
5.3 COLOR DATA INPUT ASSIGNMENT		17
5.5 FLICKER (Vcom) ADJUSTMENT		18
6. INTERFACE TIMING		19
6.1 INPUT SIGNAL TIMING SPECIFICATION		
6.2 POWER ON/OFF SEQUENCE		22
7. OPTICAL CHARACTERISTICS		23
7.1 TEST CONDITIONS		
7.2 OPTICAL SPECIFICATIONS		24
O DDECALITIONS		20
8. PRECAUTIONS		
8.1 ASSEMBLY AND HANDLING PRECAUTIONS		
Version 2.0	2	Date: 29 Oct 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





9. DEFINITION OF LABELS	30
9.1 OPEN CELL LABEL	30
10. PACKAGING	31
10.1 PACKAGING SPECIFICATIONS	31
10.2 PACKAGING METHOD	31
11. MECHANICAL CHARACTERISTIC	33





REVISION HISTORY

Version	Date	Page(New)	Section	Description
Ver. 2.0		All		The Approval specification was first issued.
Ver. 2.0	Date Oct. 29, 2010	All	All	Description The Approval specification was first issued.

Version 2.0 Date: 29 Oct 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited



PRODUCT SPECIFICATION

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V315H3-PH1 is a 31.5" TFT Liquid Crystal Display product with driver ICs and 4ch-LVDS interface. This product supports 1920 x 1080 Full HDTV format and can display 1.07G (8-bit+Hi-FRC)colors. The backlight unit is not built in.

1.2 FEATURES

CHARACTERISTICS ITEMS	SPECIFICATIONS
Screen Diagonal [in]	31.51
Pixels [lines]	1920 x 1080
Active Area [mm]	698.4 (H) x 392.85 (V) (31.51" diagonal)
Sub-Pixel Pitch [mm]	0.12125 (H) x 0.36375 (V)
Pixel Arrangement	RGB vertical stripe
Weight [g]	1200
Physical Size [mm]	716.1(H)X410.0 (V) × 1.8(D) Typ.
Display Mode	Transmissive mode / Normallly black
Contrast Ratio	6000:1 Typ.
	(Typical value measure at CMI's module)
Glass thickness (Array / CF) [mm]	0.7 / 0.7
Viewing Angle (CR>20)	+88/-88(H), +88/-88(V) Typ. (CR≥20)
	(Typical value measure at CMI's module)
Color Chromaticity	R = (0.655, 0.327)
	G = (0.257, 0.580)
	B = (0.133, 0.105)
	W= (0.315, 0.361)
	Standard light source "C"
Cell Transparency [%]	4.7%Typ
	(Typical value measured at CMO's module)
Polarizer Surface Treatment	Super clear coating, Hard coating (3H)

1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Тур.	Max.	Unit	Note
Weight		1200		g	-
I/F connector mounting position	The mounting incli		(2)		
7/1 Connector mounting position	screen center with		(2)		

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Connector mounting position





PRODUCT SPECIFICATION

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT


Itom	Symbol	Va	Unit	Note		
Item	Syllibol	Min.	Max.	Offic	Note	
Storage Temperature	T _{ST}	-20	+60	ōC	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	ºC	(1), (2)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 $^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 $^{\circ}$ C Max. (Ta > 40 $^{\circ}$ C).
- (c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.









2.2 PACKAGE STORAGE

Storage Condition : With shipping package.

Storage temperature range : 25±5 $^{\circ}$ C Storage humidity range : 50±10%RH

Shelf life : a month

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

ltem	Symbol Value		lue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	(1)





3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

•	,							
	Parameter		Symbol	Value			Unit	Note
	Parameter			Min.	Тур.	Max.	Offic	NOLE
Power Sup	Power Supply Voltage			10.8	12	13.2	V	(1)
Rush Curr	ent		I _{RUSH}	_	_	4.355	Α	(2)
		White Pattern	_	_	0.468	_	Α	
Power Sup	oply Current	Horizontal Stripe	_	_	0.816	0.975	Α	(3)
		Black Pattern	_	_	0.456		Α	
	Differential Input High Threshold Voltage		V_{LVTH}	+100	-		mV	
	Differential Ir	Differential Input Low Threshold Voltage		_		-100	mV	
LVDS interface	Common Inp	Common Input Voltage		1.0	1.2	1.4	V	(4)
	Differential in	Differential input voltage		200		600	mV	
	Terminating	Terminating Resistor			100	_	ohm	
CMOS	Input High T	hreshold Voltage	V _{IH}	2.7	_	3.3	V	
interface	Input Low Th	nreshold Voltage	V _{IL}	0	_	0.7	V	


Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:






PRODUCT SPECIFICATION



Vcc rising time is 470us




Note (3) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 120 \text{ Hz}$, whereas a power dissipation check pattern below is displayed.






PRODUCT SPECIFICATION



Note (4) The LVDS input characteristics are as follows:








PRODUCT SPECIFICATION

- 4. BLOCK DIAGRAM OF INTERFACE
- **4.1 TFT LCD MODULE**







5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE INPUT

CNF1 Connector Pin Assignment (FP7S082HA1R1200, JAE) or equivalent)

Pin	Name	Description	Note
1	VCC	+12V power supply	
2	VCC	+12V power supply	
3	VCC	+12V power supply	
4	VCC	+12V power supply	
5	VCC	+12V power supply	
6	N.C.	No Connection	(1)
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	CH1[0]-	First pixel Negative LVDS differential data input. Pair 0	
11	CH1[0]+	First pixel Positive LVDS differential data input. Pair 0	
12	CH1[1]-	First pixel Negative LVDS differential data input. Pair 1	
13	CH1[1]+	First pixel Positive LVDS differential data input. Pair 1	
14	CH1[2]-	First pixel Negative LVDS differential data input. Pair 2	
15	CH1[2]+	First pixel Positive LVDS differential data input. Pair 2	
16	GND	Ground	
17	CH1CLK-	First pixel Negative LVDS differential clock input.	
18	CH1CLK+	First pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	CH1[3]-	First pixel Negative LVDS differential data input. Pair 3	
21	CH1[3]+	First pixel Positive LVDS differential data input. Pair 3	
22	CH1[4]-	First pixel Negative LVDS differential data input. Pair 4	
23	CH1[4]+	First pixel Positive LVDS differential data input. Pair 4	
24	GND	Ground	
25	CH3[0]-	Third pixel Negative LVDS differential data input. Pair 0	
26	CH3[0]+	Third pixel Positive LVDS differential data input. Pair 0	
27	CH3[1]-	Third pixel Negative LVDS differential data input. Pair 1	
28	CH3[1]+	Third pixel Positive LVDS differential data input. Pair 1	





	MNOLOX		
29	CH3[2]-	Third pixel Negative LVDS differential data input. Pair 2	
30	CH3[2]+	Third pixel Positive LVDS differential data input. Pair 2	
31	GND	Ground	
32	CH3CLK-	Third pixel Negative LVDS differential clock input.	
33	CH3CLK+	Third pixel Positive LVDS differential clock input.	
34	GND	Ground	
35	CH3[3]-	Third pixel Negative LVDS differential data input. Pair 3	
36	CH3[3]+	Third pixel Positive LVDS differential data input. Pair 3	
37	CH3[4]-	Third pixel Negative LVDS differential data input. Pair 4	
38	CH3[4]+	Third pixel Positive LVDS differential data input. Pair 4	
39	GND	Ground	
40	SCL	I2C Bus	
41	N.C.	No Connection	(1)
42	N.C.	No Connection	(1)
43	WP	Write Protection for EEPROM	
44	SDA	I2C Bus	
45	LVDS_SEL	LVDS Data Format Selection	(2)
46	N.C.	No Connection	(1)
47	N.C.	No Connection	(1)
48	N.C.	No Connection	(1)
49	N.C.	No Connection	(1)
50	N.C.	No Connection	(1)
51	N.C.	No Connection	(1)
52	GND	Ground	
53	CH4[4]+	Fourth pixel Positive LVDS differential data input. Pair 4	
54	CH4[4]-	Fourth pixel Negative LVDS differential data input. Pair 4	
55	CH4[3]+	Fourth pixel Positive LVDS differential data input. Pair 3	
56	CH4[3]-	Fourth pixel Negative LVDS differential data input. Pair 3	
57	GND	Ground	
58	CH4CLK+	Fourth pixel Positive LVDS differential clock input.	
59	CH4CLK-	Fourth pixel Negative LVDS differential clock input.	
60	GND	Ground	
-	•	-	






PRODUCT SPECIFICATION

61	CH4[2]+	Fourth pixel Positive LVDS differential data input. Pair 2	
62	CH4[2]-	Fourth pixel Negative LVDS differential data input. Pair 2	
02	UH4[2]-	Fourth pixer Negative LVD3 differential data input. Fail 2	
63	CH4[1]+	Fourth pixel Positive LVDS differential data input. Pair 1	
64	CH4[1]-	Fourth pixel Negative LVDS differential data input. Pair 1	
65	CH4[0]+	Fourth pixel Positive LVDS differential data input. Pair 0	
66	CH4[0]-	Fourth pixel Negative LVDS differential data input. Pair 0	
67	GND	Ground	
68	CH2[4]+	Second pixel Positive LVDS differential data input. Pair 4	
69	CH2[4]-	Second pixel Negative LVDS differential data input. Pair 4	
70	CH2[3]+	Second pixel Positive LVDS differential data input. Pair 3	
71	CH2[3]-	Second pixel Negative LVDS differential data input. Pair 3	
72	GND	Ground	
73	CH2CLK+	Second pixel Positive LVDS differential clock input.	
74	CH2CLK-	Second pixel Negative LVDS differential clock input.	
75	GND	Ground	
76	CH2[2]+	Second pixel Positive LVDS differential data input. Pair 2	
77	CH2[2]-	Second pixel Negative LVDS differential data input. Pair 2	
78	CH2[1]+	Second pixel Positive LVDS differential data input. Pair 1	
79	CH2[1]-	Second pixel Negative LVDS differential data input. Pair 1	
80	CH2[0]+	Second pixel Positive LVDS differential data input. Pair 0	
81	CH2[0]-	Second pixel Negative LVDS differential data input. Pair 0	
82	GND	Ground	

- Note (1) Reserved for internal use. Please leave it open.
- Note (2) High=connect to +3.3V : VESA Format ; Low= connect to GND or Open : JEIDA Format.
- Note (3) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement as below.








Note (4) LVDS 4-port Data Mapping

Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,1913, 1917
2nd Port	Second Pixel	2, 6, 10,1914, 1918
3rd Port	Third Pixel	3, 7, 11,1915, 1919
4th Port	Fourth Pixel	4, 8, 12,1916, 1920

Note (5) The screw hole which is distant from the connector is merged with Ground






PRODUCT SPECIFICATION

5.2 LVDS INTERFACE

VESA Format : SELLVDS = H

JEIDA Format : SELLVDS = L or Open



AR0~AR9: First Pixel R Data (9; MSB, 0; LSB)

AG0~AG9: First Pixel G Data (9; MSB, 0; LSB) AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal DCLK: Data clock signal

RSV: Reserved





5.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

voisus	versus data input.																														
																ata	Sigr	nal													
	Red						Green						Blue																		
	1	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	B8	В7	B6	B5	В4	ВЗ	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 -	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		:	•	:	:	:	:	:	:	:	:	:	:
Of	:			:	:	:	:	:	:	:	:	:	:	:	:	-	:		÷		:	;	:	:	:	:	:	:	:	:	:
Red	Red (1021)	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1100	Red (1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	÷	:\		:):	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:			:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (1021)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
	Green (1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	Green (1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:		:	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	٥	:	:	-	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (1021)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1
	Blue (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage







5.5 FLICKER (Vcom) ADJUSTMENT

(1) Adjustment Pattern:


Flicker Pattern was shown as below. If customer need below pattern, please directly contact with Account FAE.





(2) Adjustment method: (VR)

Flicker should be adjusted by turning the volume for flicker adjustment by the ceramic driver. It is adjusted to the point with least flickering of the center screen. After making it surely overrun at once, it should be adjusted to the optimum point.



(3) Adjustment method: (Digital V-com)

Programmable memory IC is used for Digital V-com adjustment in this model. CMI provide Auto Vcom tools to adjust Digital V-com. The detail connection and setting instruction, please directly contact with Account FAE or refer CMI Auto V-com adjustment OI. Below items is suggested to be ready before Digital V-com adjustment in customer LCM line.





PRODUCT SPECIFICATION

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \, {}^{\circ}C)$

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
LVDS Receiver Clock	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz		
	Input cycle to cycle jitter	T _{rcl}	_	_	200	ps	(3)	
	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%	_	F _{clkin} +2%	MHz		
	Spread spectrum modulation frequency	F _{SSM}			200	KHz	(4)	
LVDS Receiver	Setup Time	Tlvsu	600			ps	(5)	
Data	Hold Time	Tlvhd	600		-	ps	(5)	
	Frame Rate	F _{r5}	_	100	- •	Hz		
Vertical	Traine fraie	F _{r6}	_	120		Hz		
Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb	
Term	Display	Tvd	1080	1080	1080	Th	_	
	Blank	Tvb	35	45	55	Th	_	
Horizontal	Total	Th	540	550	575	Тс	Th=Thd+Thb	
Active Display Term	Display	Thd	480	480	480	Тс	_	
	Blank	Thb	60	70	95	Тс	_	

Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.


Note (2) Please make sure the range of pixel clock has follow the below equation:

$$\begin{aligned} & Felkin(max) \; \geqq \; Fr6 \; \raisebox{-.5ex}{\times} \; Tv \; \raisebox{-.5ex}{\times} \; Th \\ & Fr5 \; \raisebox{-.5ex}{\times} \; Tv \; \raisebox{-.5ex}{\times} \; Th \; \geqq \; Felkin(min) \end{aligned}$$




PRODUCT SPECIFICATION

INPUT SIGNAL TIMING DIAGRAM




Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $IT_1 - TI$



Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.








Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM








6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.




7. OPTICAL CHARACTERISTICS

Global LCD Panel Exchange Center

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	V_{CC}	12.0	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTIC					
Lamp Current	I _L	7.5 ± 0.5	mA			
Oscillating Frequency (Inverter)	F _w	40 ± 3	KHz			
Vertical Frame Rate	Fr	120	Hz			

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.







7.2 OPTICAL SPECIFICATIONS

Global LCD Panel Exchange Center

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
	Red	Rcx			0.655		-	
Color Chromaticity	neu	Rcy			0.327		-	
	Green	Gcx			0.257		-	
	Green	Gcy	$\theta_x=0^\circ, \theta_Y=0^\circ$ Viewing Angle at Normal		0.580		-	(0) (5)
	y Blue	Всх	Direction Standard light source "C"	-	0.133	-C	-	(0),(5)
	Dide	Всу	Standard light Source		0.105		-	
	White	Wcx			0.315		-	
	vviille	Wcy			0.361		-	
Center Transmittance		Т%	θ _x =0°, θ _Y =0°	-	4.7	-	%	(1),(7)
Contrast Ratio		CR	with CMI module	4000	6000	-	-	(1),(3)
Response Time (VA)		Gray to gray	θ_x =0°, θ_Y =0° with CMI Module@120Hz		6.5	12		(1),(4)
White Variation		δW	θ_x =0°, θ_Y =0° with CMI module		-	1.3	-	(1),(6)
	Horizontal	θ_x +			88			
Viewing Angle	nonzoniai	θ_{x} -	CR≥20 (VA) with CMI module		88)		Deg.	(1),(2)
	Vertical	θ _Y +	with Givil module		88		Deg.	(1),(2)
	Vertical	θν-			88			

Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltage are based on suitable gamma voltages. The calculating method is as following:

- 1. Measure Module's W,R,G,B spectrum and BLU's spectrum. Which BLU (for V260H1-L03) is supplied by CMI.
- 2. Calculate cell's spectrum.
- 3. Calculate cell's chromaticity by using the spectrum of standard light source "C".

Note (1) Light source is the BLU which supplied by CMI and driving voltage are based on suitable gamma voltages.


Note (2) Definition of Viewing Angle (θx , θy):

Version 2.0

Viewing angles are measured by Autronic Conoscope Cono-80 (or Eldim EZ-Contrast 160R)



PRODUCT SPECIFICATION



Note (3) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (4) Definition of Gray-to-Gray Switching Time:




The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023. Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.

Note (5) Definition of Response Time (T_R, T_F) :







Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points


 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$

Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$

[Dino Hint: SEC and AUO are 9 points and the test point distance is W/6]



Note (8) Definition of Transmittance (T%):



Measure the luminance of gray level 255 at center point of LCD module.





8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- Do not apply rough force such as bending or twisting to the module during assembly.
- It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] The distance between COF edge and rib of BLU must bigger than 5mm. This can prevent the damage of COF when assemble the module.
- [6] Do not design sharp-pointed structure / parting line / tooling gate on the COF position of plastic parts, because the burr will scrape the COF.
- [7] If COF would bended to assemble in the module. Do not put the IC location on the bending corner of COF.
- [8] The gap between COF IC and any structure of BLU must bigger than 2mm. This can prevent the damage of COF IC
- Bezel opening must have no burr. Burr will scrape the panel surface.
- [10] Bezel of module and bezel of set can not press or touch the panel surface. It will make light leakage or scrape.
- [11] When module used FFC / FPC, but no FFC / FPC to be attached in the open cell. Customer can refer the FFC / FPC drawing and buy it by self.
- [12] The gap between Panel and any structure of Bezel must bigger than 2mm. This can prevent the damage of Panel.
- [13] Do not plug in or pull out the I/F connector while the module is in operation.
- [14] Do not disassemble the module.
- [15] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- [16] Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [17] When storing modules as spares for a long time, the following precaution is necessary.
 - [17.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
 - [17.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [18] When ambient temperature is lower than 10°C, the display quality might be reduced.





8.2 SAFETY PRECAUTIONS


- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.



9. DEFINITION OF LABELS


9.1 OPEN CELL LABEL

The barcode nameplate is pasted on each open cell as illustration for CMI internal control.



9.2 CARTON LABEL

The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation.



(a) Model Name: V315H3-PH1 (b) Carton ID: CM0 internal control

(c) Quantities: 18





10. PACKAGING

10.1 PACKAGING SPECIFICATIONS


(1) 18 LCD TV Panels / 1 Box

(2) Box dimensions : 970 (L) X 640 (W) X 319 (H)

(3) Weight: approximately 36Kg (18 panels per box)

10.2 PACKAGING METHOD


Figures 10-1 and 10-2 are the packing method









Sea / Land Transportation (40ft HQ Container)



Sea / Land Transportation (40ft Container)



Air Transportation





11. MECHANICAL CHARACTERISTIC

